
-1, 2



PRIOR ART






Fig. 3A


Fig. 3B








240 160 **Impedance** Network 4 Matching 9/ 150 Matching Network 3 **Impedance** 90 92 120 170 **Transformation** Impedance Control Circuitry Main Network Voltage Matching Network 2 **Impedance** 72 130 **Impedance** Matching Network 1 **Fig. 5** Driver


Fig. 6



































Constant Voltage











Fig. 24



160 240 **Impedance Network 4** Matching 150 Matching Network 3 Impedance 92 170 **Fransformation Impedance** Network Circuitry2 Main Voltage Control 140 Matching Network 2 Impedance 130 Impedance Matching Network 1 105 Drive Matching Network 0 **Impedance** 82 100 Driver Matching Network Input 20

Fig. 25

## Voltage Control Circuitry1 (90)

## → Basic Switching PAM




Fig. 26A

## Voltage Control Circuitry2 (95)

## → Bias Modulated PAM






Fig. 26B

Fig. 27

Augmented voltage Control Circuitry2 (95) for Bias Modulated PAM



Examples of Driver stage Control Circuitry (96)






Fig. 30




Fig. 31




Fig. 32

